PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "de Jong, Gjalt G."

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Verification using Generalized Partial Order Analysis.

, , , and . DATE, page 782-789. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

G. Daiß

G. Wagner

David Gutiérrez de Arcos University of Stuttgart

Jong Hyun Jung University of Stuttgart

Jörg Desel

Das ist Informatik (Eds.) Springer, (2001)
 

Other publications of authors with the same name

Flow Graph Balancing for Minimizing the Required Memory Bandwidth., , , , and . ISSS, page 127-132. ACM / IEEE Computer Society, (1996)Modeling and optimization of hierarchical synchronous circuits., , and . ED&TC, page 144-149. IEEE Computer Society, (1995)Data flow graphs: system specification with the most unrestricted semantics.. EURO-DAC, page 401-405. EEE Computer Society, (1991)Background memory management for dynamic data structure intensive processing systems., , , , and . ICCAD, page 515-520. IEEE Computer Society / ACM, (1995)Minimizing the required memory bandwidth in VLSI system realizations., , , and . IEEE Trans. VLSI Syst., 7 (4): 433-441 (1999)Standards for System-Level Design: Practical Reality or Solution in Search of a Question?, , , , and . DATE, page 576-583. IEEE Computer Society / ACM, (2000)Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer., , , , , , , , , and . DAC, page 76-81. ACM Press, (1998)Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management., , , , , , , , and . VLSI Signal Processing, 21 (3): 185-194 (1999)Efficient Verification using Generalized Partial Order Analysis., , , and . DATE, page 782-789. IEEE Computer Society, (1998)Multi-thread graph: a system model for real-time embedded software synthesis., , , , and . ED&TC, page 476-481. IEEE Computer Society, (1997)