PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Rehman, Semeen"

Author of the publication

copydeleteadd this publication to your clipboard
Robust Machine Learning Systems: Reliability and Security for Deep Neural Networks.

, , , , and . IOLTS, page 257-260. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Rehman, Semeen
add a person with the name Rehman, Semeen
 

Other publications of authors with the same name

Task Mapping for Redundant Multithreading in Multi-Cores with Reliability and Performance Heterogeneity., , , , , and . IEEE Trans. Computers, 65 (11): 3441-3455 (2016)Compiler-driven dynamic reliability management for on-chip systems under variabilities., , , and . DATE, page 1-4. European Design and Automation Association, (2014)Revc: Computationally Reliable Video Coding on unreliable hardware platforms: A case study on error-tolerant H.264/AVC CAVLC entropy coding., , , and . ICIP, page 397-400. IEEE, (2011)DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations., , , , , , and . ISLPED, page 225-230. IEEE, (2015)MemGANs: Memory Management for Energy-Efficient Acceleration of Complex Computations in Hardware Architectures for Generative Adversarial Networks., , , , , and . ISLPED, page 1-6. IEEE, (2019)Robust Machine Learning Systems: Reliability and Security for Deep Neural Networks., , , , and . IOLTS, page 257-260. IEEE, (2018)An overview of next-generation architectures for machine learning: Roadmap, opportunities and challenges in the IoT era., , , , , , and . DATE, page 827-832. IEEE, (2018)R2Cache: Reliability-aware reconfigurable last-level cache architecture for multi-cores., , , , , and . CODES+ISSS, page 1-10. IEEE, (2015)ForASec: Formal Analysis of Security Vulnerabilities in Sequential Circuits., , , , and . CoRR, (2018)Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations., , , , , and . IEEE Real-Time and Embedded Technology and Applications Symposium, page 273-282. IEEE Computer Society, (2013)