PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Rossetti, Davide"

Author of the publication

copydeleteadd this publication to your clipboard
Exploring OpenSHMEM Model to Program GPU-based Extreme-Scale Systems.

, , , , , , , , , and . OpenSHMEM, volume 9397 of Lecture Notes in Computer Science, page 18-35. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Davide Padeletti University of Stuttgart

PD Dr. rer. nat. Davide Cesare Veniani University of Stuttgart

 

Other publications of authors with the same name

Breadth First Search on APEnet+., , , and . SC Companion, page 248-253. IEEE Computer Society, (2012)UCX: An Open Source Framework for HPC Network APIs and Beyond., , , , , , , , , and 10 other author(s). Hot Interconnects, page 40-43. IEEE Computer Society, (2015)GPU peer-to-peer techniques applied to a cluster interconnect., , , , , , , , , and 4 other author(s). CoRR, (2013)NaNet: a Low-Latency, Real-Time, Multi-Standard Network Interface Card with GPUDirect Features., , , , , , , , , and 7 other author(s). CoRR, (2014)Exploring OpenSHMEM Model to Program GPU-based Extreme-Scale Systems., , , , , , , , , and . OpenSHMEM, volume 9397 of Lecture Notes in Computer Science, page 18-35. Springer, (2015)Benchmarking of communication techniques for GPUs., , and . J. Parallel Distrib. Comput., 73 (2): 250-255 (2013)Synthesis of Communication Mechanisms for Multi-tile Systems Based on Heterogeneous Multi-processor System-On-Chips., , , , , , , and . IEEE International Workshop on Rapid System Prototyping, page 48-54. IEEE Computer Society, (2009)Computing for LQCD: apeNEXT., , , , , , , , , and 9 other author(s). Computing in Science and Engineering, 8 (1): 18-29 (2006)A heterogeneous many-core platform for experiments on scalable custom interconnects and management of fault and critical events, applied to many-process applications: Vol. II, 2012 technical report., , , , , , , , , and 2 other author(s). CoRR, (2013)Architectural improvements and 28 nm FPGA implementation of the APEnet+ 3D Torus network for hybrid HPC systems., , , , , , , , , and . CoRR, (2013)