PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Vicini, Piero"

Author of the publication

copydeleteadd this publication to your clipboard
Synthesis of Communication Mechanisms for Multi-tile Systems Based on Heterogeneous Multi-processor System-On-Chips.

, , , , , , , and . IEEE International Workshop on Rapid System Prototyping, page 48-54. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Piero Bruno University of Stuttgart

 

Other publications of authors with the same name

A hierarchical watchdog mechanism for systemic fault awareness on distributed systems., , , , , , , , , and . Future Generation Comp. Syst., (2015)Real-time cortical simulations: energy and interconnect scaling on distributed systems., , , , , , , , , and 4 other author(s). CoRR, (2018)The Brain on Low Power Architectures - Efficient Simulation of Cortical Slow Waves and Asynchronous States., , , , , , , , , and 3 other author(s). CoRR, (2018)Architectural improvements and technological enhancements for the APEnet+ interconnect system., , , , , , , , , and 2 other author(s). CoRR, (2022)The Next Generation of Exascale-Class Systems: The ExaNeSt Project., , , , , , , , , and 8 other author(s). DSD, page 510-515. IEEE Computer Society, (2017)Large Scale Low Power Computing System - Status of Network Design in ExaNeSt and EuroExa Projects., , , , , , , , , and 3 other author(s). PARCO, volume 32 of Advances in Parallel Computing, page 750-759. IOS Press, (2017)Distributed simulation of polychronous and plastic spiking neural networks: strong and weak scaling of a representative mini-application benchmark executed on a small-scale commodity cluster., , , , , , , , , and . CoRR, (2013)APENet: a high speed, low latency 3D interconnect network., , , , , , , and . CLUSTER, page 481. IEEE Computer Society, (2004)Design and implementation of a modular, low latency, fault-aware, FPGA-based network interface., , , , , , , , , and . ReConFig, page 1-6. IEEE, (2013)EURETILE D7.3 - Dynamic DAL benchmark coding, measurements on MPI version of DPSNN-STDP (distributed plastic spiking neural net) and improvements to other DAL codes., , , , , , , , , and 5 other author(s). CoRR, (2014)