PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Paolucci, Pier Stanislao"

Author of the publication

copydeleteadd this publication to your clipboard
Large Scale Low Power Computing System - Status of Network Design in ExaNeSt and EuroExa Projects.

, , , , , , , , , , , , and . PARCO, volume 32 of Advances in Parallel Computing, page 750-759. IOS Press, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Paolucci, Pier Stanislao
add a person with the name Paolucci, Pier Stanislao
 

Other publications of authors with the same name

Distributed simulation of polychronous and plastic spiking neural networks: strong and weak scaling of a representative mini-application benchmark executed on a small-scale commodity cluster., , , , , , , , , and . CoRR, (2013)Design and implementation of a modular, low latency, fault-aware, FPGA-based network interface., , , , , , , , , and . ReConFig, page 1-6. IEEE, (2013)EURETILE D7.3 - Dynamic DAL benchmark coding, measurements on MPI version of DPSNN-STDP (distributed plastic spiking neural net) and improvements to other DAL codes., , , , , , , , , and 5 other author(s). CoRR, (2014)The APE-100 Computer: (I) the Architecture., , , , , , , , , and 10 other author(s). International Journal of High Speed Computing, 5 (4): 637-656 (1993)Real-Time Cortical Simulations: Energy and Interconnect Scaling on Distributed Systems., , , , , , , , , and 4 other author(s). PDP, page 283-290. IEEE, (2019)ASIP acceleration for virtual-to-physical address translation on RDMA-enabled FPGA-based network interfaces., , , , , , , , , and 2 other author(s). Future Generation Comp. Syst., (2015)Efficient Software Development Platforms for Multimedia Applications at Different Abstraction Levels., , , , and . IEEE International Workshop on Rapid System Prototyping, page 113-122. IEEE Computer Society, (2007)EURETILE Design Flow: Dynamic and Fault Tolerant Mapping of Multiple Applications Onto Many-Tile Systems., , , , , , , , , and 4 other author(s). ISPA, page 182-189. IEEE Computer Society, (2014)GPU peer-to-peer techniques applied to a cluster interconnect., , , , , , , , , and 4 other author(s). CoRR, (2013)Large Scale Low Power Computing System - Status of Network Design in ExaNeSt and EuroExa Projects., , , , , , , , , and 3 other author(s). CoRR, (2018)