Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Certified timing verification and the transition delay of a logic circuit., , , and . IEEE Trans. VLSI Syst., 2 (3): 333-342 (1994)Computation of floating mode delay in combinational circuits: practice and implementation., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 12 (12): 1924-1936 (1993)Verification of asynchronous interface circuits with bounded wire delays., , , and . ICCAD, page 188-195. IEEE Computer Society / ACM, (1992)Multi-level Logic Simplification Using Don't Cares and Filters., , , and . DAC, page 277-282. ACM Press, (1989)Code Optimization Techniques in Embedded DSP Microprocessors., , , , and . Design Autom. for Emb. Sys., 3 (1): 59-73 (1998)Certified Timing Verification and the Transition Delay of a Logic Circuit., , , and . DAC, page 549-555. (1992)Storage Assignment to Decrease Code Size., , , , and . ACM Trans. Program. Lang. Syst., 18 (3): 235-253 (1996)Multi-level logic minimization using implicit don't cares., , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 7 (6): 723-740 (1988)Logic verification using binary decision diagrams in a logic synthesis environment., , , and . ICCAD, page 6-9. IEEE Computer Society, (1988)Storage Assignment to Decrease Code Size., , , , and . PLDI, page 186-195. ACM, (1995)