Author of the publication

Logical Time at Work: Capturing Data Dependencies and Platform Constraints.

, , and . FDL, page 241-. ECSI, Electronic Chips & Systems design Initiative, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dealing with AADL End-to-End Flow Latency with UML MARTE., , and . ICECCS, page 228-233. IEEE Computer Society, (2008)A multiform time approach to real-time system modeling; Application to an automotive system., , and . SIES, page 234-241. IEEE, (2007)Formal Specification of Hybrid MARTE Statecharts., , , , and . TASE, page 59-66. IEEE Computer Society, (2012)xSHS: An Executable Domain-Specific Modeling Language for Modeling Stochastic and Hybrid Behaviors of Cyber-Physical Systems., , , and . APSEC, page 683-687. IEEE, (2018)The Time Model of Logical Clocks Available in the OMG MARTE Profile., , , and . Synthesis of Embedded Software, Springer, (2010)Meta-models Combination for Reusing Verification Techniques., , and . MODELSWARD, page 37-48. SciTePress, (2019)Work-in-Progress: From Logical Time Scheduling to Real-Time Scheduling., and . RTSS, page 143-146. IEEE Computer Society, (2018)A Model-Driven Based Environment for Automatic Model Coordination., , , and . P&D@MoDELS, volume 1554 of CEUR Workshop Proceedings, page 44-47. CEUR-WS.org, (2015)MARTE/pCCSL: Modeling and Refining Stochastic Behaviors of CPSs with Probabilistic Logical Clocks., , , , and . FACS, volume 10231 of Lecture Notes in Computer Science, page 111-133. (2016)UML Profile for MARTE: Time Model and CCSL.. ICTERI, volume 1000 of CEUR Workshop Proceedings, page 289-294. CEUR-WS.org, (2013)