PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hanyu, Takahiro"

Author of the publication

copydeleteadd this publication to your clipboard
Design of a Microprocessor Datapath Using Four-Valued Differential-Pair Circuits.

, , , and . ISMVL, page 14. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Hanyu, Takahiro
add a person with the name Hanyu, Takahiro
 

Other publications of authors with the same name

Complementary 5T-4MTJ nonvolatile TCAM cell circuit with phase-selective parallel writing scheme., , , , , , , and . IEICE Electronic Express, 11 (10): 20140297 (2014)Design of an energy-efficient 2T-2MTJ nonvolatile TCAM based on a parallel-serial-combined search scheme., , , , and . IEICE Electronic Express, 11 (3): 20131006 (2014)Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications., , , , , , , , , and 1 other author(s). IEICE Electronic Express, 10 (23): 20130772 (2013)High-Throughput Low-Energy Self-Timed CAM Based on Reordered Overlapped Search Mechanism., , , , and . IEEE Trans. on Circuits and Systems, 61-I (3): 865-876 (2014)Special Section on Novel Device Architectures and System Integration Technologies.. IEICE Transactions, 89-C (11): 1491 (2006)MTJ/MOS-hybrid logic-circuit design flow for nonvolatile logic-in-memory LSI., , , and . ISCAS, page 105-109. IEEE, (2013)Challenge of MTJ/MOS-hybrid logic-in-memory architecture for nonvolatile VLSI processor.. ISCAS, page 117-120. IEEE, (2013)Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic., , and . Multiple-Valued Logic and Soft Computing, 11 (5-6): 619-632 (2005)Control Signal Multiplexing Based Asynchronous Data Transfer Scheme Using Multiple-Valued Bidirectional Current-Mode Circuits., and . Multiple-Valued Logic and Soft Computing, 11 (5-6): 499-517 (2005)Implementation of a perpendicular MTJ-based read-disturb-tolerant 2T-2R nonvolatile TCAM based on a reversed current reading scheme., , , , , , and . ASP-DAC, page 475-476. IEEE, (2012)