PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Shirahama, Hirokatsu"

Author of the publication

copydeleteadd this publication to your clipboard
Design of a Microprocessor Datapath Using Four-Valued Differential-Pair Circuits.

, , , and . ISMVL, page 14. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Shirahama, Hirokatsu
add a person with the name Shirahama, Hirokatsu
 

Other publications of authors with the same name

Design of an Energy-Efficient Ternary Current-Mode Intra-Chip Communication Link for an Asynchronous Network-on-Chip., , , and . IEICE Transactions, 97-D (9): 2304-2311 (2014)Design of a Microprocessor Datapath Using Four-Valued Differential-Pair Circuits., , , and . ISMVL, page 14. IEEE Computer Society, (2006)Highly reliable single-ended current-mode circuit for an inter-chip asynchronous communication link., , , and . APCCAS, page 683-686. IEEE, (2014)Timing-Variation-Aware Multiple-Valued Current-Mode Circuit for a Low-Power Pipelined System., , , and . ISMVL, page 60-65. IEEE Computer Society, (2009)Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme., , , and . IEICE Transactions, 93-D (8): 2080-2088 (2010)Design of a Quaternary Single-Ended Current-Mode Circuit for an Energy-Efficient Inter-chip Asynchronous Communication Link., , and . ISMVL, page 67-72. IEEE Computer Society, (2014)High-Throughput Partially Parallel Inter-Chip Link Architecture for Asynchronous Multi-Chip NoCs., , , , , and . IEICE Transactions, 97-D (6): 1546-1556 (2014)Design of a Low-Power Quaternary Flip-Flop Based on Dynamic Differential Logic., , and . IEICE Transactions, 89-C (11): 1591-1597 (2006)Design and Evaluation of a 54 x 54-bit Multiplier Based on Differential-Pair Circuitry., , and . IEICE Transactions, 90-C (4): 683-691 (2007)Energy-aware current-mode inter-chip link for a dependable GALS NoC platform., , , and . ISCAS, page 1865-1868. IEEE, (2014)