PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Fei, Yunsi"

Author of the publication

copydeleteadd this publication to your clipboard
Towards Secure Composition of Integrated Circuits and Electronic Systems : On the Role of EDA

, , , , , , , , , , , , and . 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE 2020), page 508-513. IEEE, (2020)
DOI: 10.23919/DATE48585.2020.9116483

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiao Fei University of Stuttgart

Carolin Feifel University of Stuttgart

Mathias Feinler University of Stuttgart

Dr. -Ing. Marius Feilhauer University of Stuttgart

 

Other publications of authors with the same name

Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing., , and . IEEE Trans. VLSI Syst., 20 (3): 551-563 (2012)DSH-MAC: Medium Access Control based on Decoupled and Suppressed Handshaking for long-delay Underwater Acoustic Sensor Networks., and . LCN, page 523-531. IEEE Computer Society, (2013)TARS: A Traffic-Adaptive Receiver-Synchronized MAC Protocol for Underwater Sensor Networks., and . MASCOTS, page 1-10. IEEE Computer Society, (2015)QELAR: A Machine-Learning-Based Adaptive Routing Protocol for Energy-Efficient and Lifetime-Extended Underwater Sensor Networks., and . IEEE Trans. Mob. Comput., 9 (6): 796-809 (2010)Energy Estimation for Extensible Processors., , , and . DATE, page 10682-10687. IEEE Computer Society, (2003)Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design., and . ACM Trans. Design Autom. Electr. Syst., 17 (4): 39:1-39:20 (2012)System Clock and Power Supply Cross-Checking for Glitch Detection., , and . IACR Cryptology ePrint Archive, (2016)A Unified Metric for Quantifying Information Leakage of Cryptographic Devices under Power Analysis Attacks., , , and . IACR Cryptology ePrint Archive, (2016)GPU acceleration of RSA is vulnerable to side-channel timing attacks., , and . ICCAD, page 113. ACM, (2018)Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency., and . DATE, page 758-763. ACM, (2008)