Author of the publication

Analytic models for electric potential and subthreshold swing of the dual-material double-gate MOSFET.

, , , , , , and . ASICON, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

No zero padded sparse matrix-vector multiplication on FPGAs., , , and . FPT, page 290-291. IEEE, (2014)A method to build reconfigurable architectures by extracting common subgraphs., , , and . ASICON, page 970-973. IEEE, (2011)Stream Processing Dual-Track CGRA for Object Inference., , , , and . IEEE Trans. VLSI Syst., 26 (6): 1098-1111 (2018)Accelerating Boolean Matching Using Bloom Filter., , , , and . IEICE Transactions, 93-A (10): 1775-1781 (2010)High-performance K-means Implementation based on a Coarse-grained Map-Reduce Architecture., , and . CoRR, (2016)Building a faster boolean matcher using bloom filter., , , , and . FPGA, page 185-188. ACM, (2010)The Ön-the-Hour Effect": How Do Users Allocate Time to Different Modules in e-Learning Apps?, , and . ICIS, Association for Information Systems, (2018)An improved measurement method of large hot forgings based on laser-aided multi-view stereo vision., , , , , , and . ISIE, page 890-894. IEEE, (2016)Analytical models for threshold voltage, drain induced barrier lowering effect of junctionless triple-gate FinFETs., , , , , and . ASICON, page 1-4. IEEE, (2015)An automated test framework for SRAM-based FPGA., , , and . ASICON, page 1-4. IEEE, (2015)