PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wang, Zhihua"

Author of the publication

copydeleteadd this publication to your clipboard
Analyzing Degradation by an Independent Increment Process.

, , and . Quality and Reliability Eng. Int., 30 (8): 1275-1283 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhe Wang University of Stuttgart

Dr. Dongren Wang University of Stuttgart

Dr. rer. nat. Lei Wang University of Stuttgart

Yi Wang University of Stuttgart

Yao Wang University of Stuttgart

 

Other publications of authors with the same name

A PAPR-Aware Dual-Mode Subgigahertz CMOS Power Amplifier for Short-Range Wireless Communication., , , , and . IEEE Trans. on Circuits and Systems, 63-II (1): 44-48 (2016)A 0.35-0.5-V 18-152 MHz Digitally Controlled Relaxation Oscillator With Adaptive Threshold Calibration in 65-nm CMOS., , , , and . IEEE Trans. on Circuits and Systems, 62-II (8): 736-740 (2015)A Fast-Settling Wideband-IF ASK Baseband Circuit for a Wireless Endoscope Capsule., , , and . IEEE Trans. on Circuits and Systems, 56-II (4): 275-279 (2009)Reconfigurable FM-UWB transmitter design for robust short range communications., , , and . Telecommunication Systems, 52 (2): 1133-1144 (2013)A massively parallel keypoint detection and description (MP-KDD) algorithm for high-speed vision chip., , , , and . SCIENCE CHINA Information Sciences, 57 (10): 1-12 (2014)A 77 GHz FMCW radar transmitter with reconfigurable power amplifier in 65 nm CMOS., , , and . Microelectronics Journal, 45 (7): 898-903 (2014)New implementation of high linear LNA using derivative superposition method., , and . Microelectronics Journal, 40 (1): 197-201 (2009)A 1000 fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array Processor and Self-Organizing Map Neural Network., , , , , , , and . J. Solid-State Circuits, 49 (9): 2067-2082 (2014)A Hybrid Loop Two-Point Modulator Without DCO Nonlinearity Calibration by Utilizing 1 Bit High-Pass Modulation., , and . J. Solid-State Circuits, 49 (10): 2172-2186 (2014)A 1.5GHz all-digital frequency-locked loop with 1-bit ΔΣ frequency detection in 0.18μm CMOS., , , and . VLSI-DAT, page 1-4. IEEE, (2014)