Author of the publication

An analysis of the wire-load model uncertainty problem.

, , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (1): 23-31 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Odabasioglu, Altan
add a person with the name Odabasioglu, Altan
 

Other publications of authors with the same name

Overcoming wireload model uncertainty during physical design., , , and . ISPD, page 182-189. ACM, (2001)An analysis of the wire-load model uncertainty problem., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (1): 23-31 (2002)Practical considerations for passive reduction of RLC circuits., , and . ICCAD, page 214-220. IEEE Computer Society, (1999)S2P: A Stable 2-Pole RC Delay and Coupling Noise Metric., , , and . Great Lakes Symposium on VLSI, page 60-63. IEEE Computer Society, (1999)PRIMA: passive reduced-order interconnect macromodeling algorithm., , and . ICCAD, page 58-65. IEEE Computer Society / ACM, (1997)PRIMA: passive reduced-order interconnect macromodeling algorithm., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 17 (8): 645-654 (1998)