PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wild, Thomas"

Author of the publication

copydeleteadd this publication to your clipboard
Sharer status-based caching in tiled multiprocessor systems-on-chip.

, , , , and . SpringSim (HPS), page 67-74. SCS/ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. rer. nat. Karoline Wild University of Stuttgart

Moritz Wild University of Stuttgart

Stefan Wildhagen University of Stuttgart

Nils Wildt University of Stuttgart

Dipl.-Ing. Thomas Kuestner

Scan time reduction in DWI of the pancreas using simultaneous multislice technique with different acceleration factors: how fast can we go?, , , , , , , and . Proceedings of the International Society for Magnetic Resonance in Medicine (ISMRM), Honolulu, Hawaii, USA, (April 2017)
 

Other publications of authors with the same name

A network virtualization approach for performance isolation in controller area network (CAN)., , , and . RTAS, page 215-224. IEEE Computer Society, (2014)Ein rekursives Verfahren zur Abbildung und zum Scheduling von Prozess-Graphen mit Kontrollabhängigkeiten.. Technical University Munich, (2003)Virtual networks - distributed communication resource management., , , , , , , and . TRETS, 6 (2): 8:1-8:14 (2013)Improving SoC Insight Through On-Chip Diagnosis., , and . CoRR, (2016)Efficient task spawning for shared memory and message passing in many-core architectures., , , , , , and . Journal of Systems Architecture - Embedded Systems Design, (2017)Invasive manycore architectures., , , , , , , , , and 2 other author(s). ASP-DAC, page 193-200. IEEE, (2012)A Programmable Stream Processing Engine for Packet Manipulation in Network Processors., , , and . ISVLSI, page 259-264. IEEE Computer Society, (2007)SHARQ: Software-Defined Hardware-Managed Queues for Tile-Based Manycore Architectures., , , , , and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 212-225. Springer, (2019)Reconfigurable Processing Units vs. Reconfigurable Interconnects., , , , and . Dynamically Reconfigurable Architectures, volume 06141 of Dagstuhl Seminar Proceedings, Internationales Begegnungs- und Forschungszentrum fuer Informatik (IBFI), Schloss Dagstuhl, Germany, (2006)Hardware Support for Efficient Resource Utilization in Manycore Processor Systems., , , , , , and . Multiprocessor System-on-Chip, Springer, (2011)