Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The Next Generation of Exascale-Class Systems: The ExaNeSt Project.

R. Ammendola, A. Biagioni, P. Cretaro, O. Frezza, F. Cicero, A. Lonardo, M. Martinelli, P. Paolucci, E. Pastorelli, F. Simula, P. Vicini, G. Taffoni, J. Pascual, J. Navaridas, M. Luján, J. Goodacre, N. Chrysos, and M. Katevenis. DSD, page 510-515. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Katevenis, Manolis

add a person with the name Katevenis, Manolis

Other publications of authors with the same name

FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability.G. Kalokerinos, V. Papaefstathiou, G. Nikiforos, S. Kavadias, M. Katevenis, D. Pnevmatikatos, and X. Yang. ICSAMOS, page 149-156. IEEE, (2009)Discharging the Network From Its Flow Control Headaches: Packet Drops and HOL Blocking.N. Chrysos, L. Chen, C. Kachris, and M. Katevenis. IEEE/ACM Trans. Netw., 24 (1): 15-28 (2016)Building an FoC Using Large, Buffered Crossbar Cores.D. Simos, I. Papaefstathiou, and M. Katevenis. IEEE Design & Test of Computers, 25 (6): 538-548 (2008)User-Level DMA without Operating System Kernel Modification.E. Markatos, and M. Katevenis. HPCA, page 322-331. IEEE Computer Society, (1997)ATLAS I: implementing a single-chip ATM switch with backpressure.G. Kornaros, D. Pnevmatikatos, P. Vatsolaki, G. Kalokerinos, C. Xanthaki, D. Mavroidis, D. Serpanos, and M. Katevenis. IEEE Micro, 19 (1): 30-41 (1999)Cache-Integrated Network Interfaces: Flexible On-Chip Communication and Synchronization for Large-Scale CMPs.S. Kavadias, M. Katevenis, M. Zampetakis, and D. Nikolopoulos. International Journal of Parallel Programming, 40 (6): 583-604 (2012)VLSI micro-architectures for high-radix crossbar schedulers.G. Passas, M. Katevenis, and D. Pnevmatikatos. NOCS, page 217-224. ACM/IEEE Computer Society, (2011)Network Processing in Multi-core FPGAs with Integrated Cache-Network Interface.C. Kachris, G. Nikiforos, S. Kavadias, V. Papaefstathiou, and M. Katevenis. ReConFig, page 328-333. IEEE Computer Society, (2010)On-chip communication and synchronization mechanisms with cache-integrated network interfaces.S. Kavadias, M. Katevenis, M. Zampetakis, and D. Nikolopoulos. Conf. Computing Frontiers, page 217-226. ACM, (2010)The Next Generation of Exascale-Class Systems: The ExaNeSt Project.R. Ammendola, A. Biagioni, P. Cretaro, O. Frezza, F. Cicero, A. Lonardo, M. Martinelli, P. Paolucci, E. Pastorelli, F. Simula and 8 other author(s). DSD, page 510-515. IEEE Computer Society, (2017)

PUMA

Disambiguation of "Katevenis, Manolis"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The Next Generation of Exascale-Class Systems: The ExaNeSt Project.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Katevenis, Manolis"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML The Next Generation of Exascale-Class Systems: The ExaNeSt Project.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The Next Generation of Exascale-Class Systems: The ExaNeSt Project.