PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Martins, Rui Paulo"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.016mm2 144μW three-stage amplifier capable of driving 1-to-15nF capacitive load with >0.95MHz GBW.

, , , and . ISSCC, page 368-370. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rui Wang University of Stuttgart

Chantal Ruiz University of Stuttgart

Vanessa Costalonga Martins University of Stuttgart

 

Other publications of authors with the same name

A low-IF/zero-IF reconfigurable receiver with two-step channel selection technique for multistandard applications., , and . ISCAS (4), page 417-420. IEEE, (2004)A novel effective bandpass semi-MASH sigma-delta modulator with double-sampling mismatch-free resonator., , and . ISCAS, IEEE, (2006)High performance multirate SC circuits with predictive correlated double sampling technique., , and . ISCAS (2), page 77-80. IEEE, (1999)Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC., , , , and . IEEE Trans. VLSI Syst., 24 (3): 1203-1207 (2016)A Time-Interleaved Ring-VCO with Reduced 1/f3 Phase Noise Corner, Extended Tuning Range and Inherent Divided Output., , , and . J. Solid-State Circuits, 51 (12): 2979-2991 (2016)A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS., , , , , and . J. Solid-State Circuits, 48 (9): 2154-2169 (2013)A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS., , , , , , and . J. Solid-State Circuits, 45 (6): 1111-1121 (2010)A continuous-time VCO-assisted VCO-based ΣΔ modulator with 76.6dB SNDR and 10MHz BW., , , , , and . ISCAS, page 373-376. IEEE, (2013)A DT 0-2 MASH ΣΔ modulator with VCO-based quantizer for enhanced linearity., , , , , and . APCCAS, page 33-36. IEEE, (2012)A 10-bit SAR ADC with two redundant decisions and splitted-MSB-cap DAC array., , , and . APCCAS, page 268-271. IEEE, (2012)