PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Raghunathan, Anand"

Author of the publication

copydeleteadd this publication to your clipboard
Energy Estimation for Extensible Processors.

, , , and . DATE, page 10682-10687. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anand Venkatachalam University of Stuttgart

Mahathi Anand University of Stuttgart

 

Other publications of authors with the same name

Coping with Variations through System-Level Design., , , , , and . VLSI Design, page 581-586. IEEE Computer Society, (2009)Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches., , , and . ISLPED, page 64-69. IEEE, (2013)Computing approximately, and efficiently., , , and . DATE, page 748-751. ACM, (2015)Energy-efficient recognition and mining processor using scalable effort design., , , , and . CICC, page 1-4. IEEE, (2013)Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring., , , and . DATE, page 178-183. IEEE Computer Society, (2005)Eliminating memory bottlenecks for a JPEG encoder through distributed logic-memory architecture and computation-unit integrated memory., , , and . CICC, page 239-242. IEEE, (2005)A Secure User Interface for Web Applications Running Under an Untrusted Operating System., , and . CIT, page 865-870. IEEE Computer Society, (2010)Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems., , , and . IEEE Trans. VLSI Syst., 15 (3): 296-308 (2007)Generation of distributed logic-memory architectures through high-level synthesis., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (11): 1694-1711 (2005)Application-specific heterogeneous multiprocessor synthesis using extensible processors., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (9): 1589-1602 (2006)