PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chippa, Vinay K."

Author of the publication

copydeleteadd this publication to your clipboard
Energy-efficient recognition and mining processor using scalable effort design.

, , , , and . CICC, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

K. Stahl

K. Gaiser

K. Lindow

Grzegorz K. Karch

Vinay Kishor Mahadik University of Stuttgart

 

Other publications of authors with the same name

Energy-efficient recognition and mining processor using scalable effort design., , , , and . CICC, page 1-4. IEEE, (2013)Quality programmable vector processors for approximate computing., , , , and . MICRO, page 1-12. ACM, (2013)Design of voltage-scalable meta-functions for approximate computing., , , and . DATE, page 950-955. IEEE, (2011)Analysis and characterization of inherent application resilience for approximate computing., , , and . DAC, page 113:1-113:9. ACM, (2013)StoRM: a stochastic recognition and mining processor., , , and . ISLPED, page 39-44. ACM, (2014)Dynamic effort scaling: managing the quality-efficiency tradeoff., , , and . DAC, page 603-608. ACM, (2011)Energy efficient many-core processor for recognition and mining using spin-based memory., , , , and . NANOARCH, page 122-128. IEEE Computer Society, (2011)Approximate computing: An integrated hardware approach., , , , and . ACSSC, page 111-117. IEEE, (2013)Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling., , , and . ACM Trans. Embedded Comput. Syst., 12 (2s): 90:1-90:23 (2013)Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency., , , , and . DAC, page 555-560. ACM, (2010)