Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Dr. Joris van Slageren University of Stuttgart

Electrocatalytic proton reduction: Metal based fused diporphyrins with proton relays for efficient catalysis, , , , , , , , and . Dataset, (2024)Related to: Chandra, S., Singha Hazari, A., Song, Q., Hunger, D., Neuman, N. I., van Slageren, J., Klemm, E. & Sarkar, B. (2023). Remarkable Enhancement of Catalytic Activity of Cu-Complexes in the Electrochemical Hydrogen Evolution Reaction by Using Triply Fused Porphyrin. ChemSusChem 16, e202201146. doi: 10.1002/cssc.202201146.
 

Other publications of authors with the same name

AMGIE-A synthesis environment for CMOS analog integrated circuits., , , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 20 (9): 1037-1058 (2001)3D integration: Circuit design, test, and reliability challenges., , , , , , , , and . IOLTS, page 217. IEEE Computer Society, (2010)A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS., , , , and . J. Solid-State Circuits, 45 (10): 2080-2090 (2010)A 2.2 mW 1.75 GS/s 5 Bit Folding Flash ADC in 90 nm Digital CMOS., , , , and . J. Solid-State Circuits, 44 (3): 874-882 (2009)A 2.4 GHz Low-Power Sixth-Order RF Bandpass ΔΣ Converter in CMOS., , , , , , and . J. Solid-State Circuits, 44 (11): 2873-2880 (2009)SWAN: high-level simulation methodology for digital substrate noise generation., , , , , and . IEEE Trans. VLSI Syst., 14 (1): 23-33 (2006)Architectural Exploration and Design of Time-Interleaved SAR Arrays for Low-Power and High Speed A/D Converters., , , , and . IEICE Transactions, 92-C (6): 843-851 (2009)An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS., , , , , and . ISSCC, page 238-239. IEEE, (2008)Comparative study of 3D stacked IC and 3D interposer integration: Processing and assembly challenges., , , , , , , and . 3DIC, page 1-7. IEEE, (2014)Automated Pathfinding tool chain for 3D-stacked integrated circuits: Practical case study., , , , , , , , and . 3DIC, page 1-6. IEEE, (2009)