Author of the publication

Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications.

, , , , , , , , , , , and . DAC, page 13. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2-mm2 0.1-5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 44 (12): 3486-3498 (2009)A 2.4 GHz Low-Power Sixth-Order RF Bandpass ΔΣ Converter in CMOS., , , , , , and . J. Solid-State Circuits, 44 (11): 2873-2880 (2009)Low-Power, 10-Gbps 1.5-Vpp differential CMOS driver for a silicon electro-optic ring modulator., , , , , , , , and . CICC, page 1-6. IEEE, (2012)Ultra-wideband channel model for communication around the human body., , , , , and . IEEE Journal on Selected Areas in Communications, 24 (4): 927-933 (2006)A CMOS Ultra-Wideband Receiver for Low Data-Rate Communication., , , , , , , , , and 2 other author(s). J. Solid-State Circuits, 42 (11): 2515-2527 (2007)TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes., , , , , , , , , and 2 other author(s). DAC, page 24:1-24:6. ACM, (2013)DRAM-on-logic Stack - Calibrated thermal and mechanical models integrated into PathFinding flow., , , , and . CICC, page 1-4. IEEE, (2011)An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation., , , , , and . DATE, page 697-701. IEEE, (2010)Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM., , , , , , , and . ICICDT, page 1-4. IEEE, (2015)Analog-Digital Partitioning for Low-Power UWB Impulse Radios under CMOS Scaling., , , , , , and . EURASIP J. Wireless Comm. and Networking, (2006)