PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kundu, Somnath"

Author of the publication

copydeleteadd this publication to your clipboard
A VCO-based ADC employing a multi-phase noise-shaping beat frequency quantizer for direct sampling of Sub-1mV input signals.

, , , and . CICC, page 1-4. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Koushani Kundu University of Stuttgart

Somnath Bhattacharya University of Stuttgart

 

Other publications of authors with the same name

A Fully Integrated Digital LDO With Built-In Adaptive Sampling and Active Voltage Positioning Using a Beat-Frequency Quantizer., , , , and . J. Solid-State Circuits, 54 (1): 109-120 (2019)A Scalable 71-to-76GHz 64-Element Phased-Array Transceiver Module with 2×2 Direct-Conversion IC in 22nm FinFET CMOS Technology., , , , , , , , , and 6 other author(s). ISSCC, page 174-176. IEEE, (2019)A 44 GHz Quadrature Traveling Wave Oscillator., and . VLSI Design, page 179-184. IEEE Computer Society, (2013)HDMI transmitter in 32nM technology using 28Å MOS., , and . ISCAS, page 1951-1954. IEEE, (2012)Two-step beat frequency quantizer based ADC with adaptive reference control for low swing bio-potential signals., , and . CICC, page 1-4. IEEE, (2015)A 0.0094mm2/Channel Time-Based Beat Frequency ADC in 65nm CMOS for Intra-Electrode Neural Recording., , , , , and . BioCAS, page 1-4. IEEE, (2018)A 0.4-1.6GHz spur-free bang-bang digital PLL in 65nm with a D-flip-flop based frequency subtractor circuit., , and . VLSIC, page 140-. IEEE, (2015)A multi-phase VCO quantizer based adaptive digital LDO in 65nm CMOS technology., and . ISCAS, page 1-4. IEEE, (2017)19.2 A 0.2-to-1.45GHz subsampling fractional-N all-digital MDLL with zero-offset aperture PD-based spur cancellation and in-situ timing mismatch detection., , and . ISSCC, page 326-327. IEEE, (2016)A fully integrated 40pF output capacitor beat-frequency-quantizer-based digital LDO with built-in adaptive sampling and active voltage positioning., , , , and . ISSCC, page 308-310. IEEE, (2018)