PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Manich, Salvador"

Author of the publication

copydeleteadd this publication to your clipboard
Low Cost AES Protection Against DPA Using Rolling Codes.

, , , , and . DCIS, page 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Manich, Salvador
add a person with the name Manich, Salvador
 

Other publications of authors with the same name

Enhancing realistic fault secureness in parity prediction array arithmetic operators by I/sub DDQ/ monitoring., , and . VTS, page 124-129. IEEE Computer Society, (1996)Differential scan-path: A novel solution for secure design-for-testability., , , and . ITC, page 1-9. IEEE Computer Society, (2013)Power and Energy Consumption of CMOS Circuits: Measurement Methods and Experimental Results., , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 80-89. Springer, (2003)Improving security in cache memory by power efficient scrambling technique., , and . IET Computers & Digital Techniques, 9 (6): 283-292 (2015)Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model., and . ED&TC, page 597-602. IEEE Computer Society, (1997)Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity., , , , , , , and . ISCAS (1), page 110-113. IEEE, (1999)Fault-Secure Parity Prediction Arithmetic Operators., , , and . IEEE Design & Test of Computers, 14 (2): 60-71 (1997)A Highly Time Sensitive XOR Gate for Probe Attempt Detectors., and . IEEE Trans. on Circuits and Systems, 60-II (11): 786-790 (2013)Achieving Fault Secureness in Parity Prediction Arithmetic Operators: General Conditions and Implementations., , and . ED&TC, page 186-194. IEEE Computer Society, (1996)BIST Technique by Equally Spaced Test Vector Sequences., , , , , , and . VTS, page 206-216. IEEE Computer Society, (2004)