PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Lee, Dong Hun"

Author of the publication

copydeleteadd this publication to your clipboard
Concurrent PBTI and hot carrier degradation in n-channel MuGFETs.

, , , and . Microelectronics Reliability, 51 (9-11): 1544-1546 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Moosung Lee University of Stuttgart

Dongwon Lee University of Stuttgart

Junghwa Lee University of Stuttgart

Ph. D. Benjamin Lee University of Stuttgart

Laura-Ann Dönges University of Stuttgart

 

Other publications of authors with the same name

A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs., , , , , , , , and . J. Solid-State Circuits, 46 (9): 2073-2083 (2011)A Novel Fairness Mechanism Based on the Number of Effective Nodes for Efficient Bandwidth Allocation in the Resilient Packet Ring., and . IEICE Transactions, 89-B (5): 1526-1533 (2006)A 2.1Mpixel 120frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture., , , , , , , , , and . ISSCC, page 394-395. IEEE, (2010)Spacecraft attitude control by combination of various torquers., , , and . Int. J. Systems Science, 40 (10): 995-1008 (2009)An iterative sort based resource scheduling for long distance airborne tactical communication in hub network., , and . IMCOM, page 11:1-11:4. ACM, (2015)An Evaluation Dataset and Strategy for Building Robust Multi-turn Response Selection Model., , and . EMNLP (1), page 2338-2344. Association for Computational Linguistics, (2021)Concurrent PBTI and hot carrier degradation in n-channel MuGFETs., , , and . Microelectronics Reliability, 51 (9-11): 1544-1546 (2011)A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel Delta Sigma ADC Architecture., , , , , , , , and . J. Solid-State Circuits, 46 (1): 236-247 (2011)Dual-Loop Two-Step ZQ Calibration for Dynamic Voltage-Frequency Scaling in LPDDR4 SDRAM., , , , , , , , , and 13 other author(s). J. Solid-State Circuits, 53 (10): 2906-2916 (2018)Performance Monitoring in SAP HANA's Continuous Integration Process., , , , , and . SIGMETRICS Performance Evaluation Review, 43 (4): 43-52 (2016)