PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Drechsler, Rolf"

Author of the publication

copydeleteadd this publication to your clipboard
Implementing a Multiple-Valued Decision Diagram Package.

, and . ISMVL, page 52-57. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

PD Dr. Rolf Brack University of Stuttgart

Rolf Beißwanger University of Stuttgart

PD Dr. Michael Rolf Schweikert University of Stuttgart

Dr. -Ing. Rolf Stierle University of Stuttgart

Dr. Rolf Bauer University of Stuttgart

 

Other publications of authors with the same name

Binary Decision Diagrams - Theory and Implementation., and . Springer, (1998)Measuring the Quality of a SystemC Testbench by using Code Coverage Techniques., , , and . FDL, page 146-151. ECSI, (2007)Heuristic Learning Based on Genetic Programming., , , and . Genetic Programming and Evolvable Machines, 3 (4): 363-388 (2002)RevKit: A Toolkit for Reversible Circuit Design., , , and . Multiple-Valued Logic and Soft Computing, 18 (1): 55-65 (2012)Exact Synthesis of Elementary Quantum Gate Circuits., , , and . Multiple-Valued Logic and Soft Computing, 15 (4): 283-300 (2009)PASSAT: Efficient SAT-Based Test Pattern Generation for Industrial Circuits., , , , , and . ISVLSI, page 212-217. IEEE Computer Society, (2005)On the representational power of bit-level and word-level decision diagrams., , and . ASP-DAC, page 461-467. IEEE, (1997)Äquivalenzvergleich digitaler Schaltungen im industriellen Umfeld (Equivalence Checking of Digital Circuits in an Industrial Environment).. it+ti - Informationstechnik und Technische Informatik, 43 (4): 200-205 (2001)Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen (Automated Formal Verification of Fault Tolerance for Circuits)., , , and . it - Information Technology, 52 (4): 216-223 (2010)Automatic design of low-power encoders using reversible circuit synthesis., , , and . DATE, page 1036-1041. IEEE, (2012)