Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects.

T. Lehtonen, D. Wolpert, P. Liljeberg, J. Plosila, and P. Ampadu. IEEE Trans. VLSI Syst., 18 (4): 527-540 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Liljeberg, Pasi

add a person with the name Liljeberg, Pasi

Other publications of authors with the same name

Exploring a Low-Cost and Power-Efficient Hybridization Technique for 3D NoC-Bus Hybrid Architecture Using LastZ-Based Routing Algorithms.A. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. J. Low Power Electronics, 8 (4): 403-414 (2012)Parallelized Online Regularized Least-Squares for Adaptive Embedded Systems.T. Pahikkala, A. Airola, T. Xu, P. Liljeberg, H. Tenhunen, and T. Salakoski. IJERTCS, 3 (2): 73-91 (2012)Special issue on network-based many-core embedded systems.M. Daneshtalab, P. Liljeberg, M. Modarressi, and L. Indrusiak. Journal of Systems Architecture - Embedded Systems Design, 59 (9): 691-692 (2013)Adaptive load balancing in learning-based approaches for many-core embedded systems.F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. The Journal of Supercomputing, 68 (3): 1214-1234 (2014)A High-Performance Network Interface Architecture for NoCs Using Reorder Buffer Sharing.M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. PDP, page 546-550. IEEE Computer Society, (2010)An Efficient Hybridization Scheme for Stacked Mesh 3D NoC Architecture.A. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. PDP, page 507-514. IEEE, (2012)Memory-efficient logic layer communication platform for 3D-stacked memory-on-processor architectures.M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. 3DIC, page 1-8. IEEE, (2011)Accelerated On-chip Communication Test Methodology Using a Novel High-Level Fault Model.E. Karimi, M. Haghbayan, A. Rahmani, M. Tabandeh, P. Liljeberg, and Z. Navabi. MCSoC, page 283-288. IEEE, (2015)CoNA: Dynamic application mapping for congestion reduction in many-core systems.M. Fattah, M. Ramírez, M. Daneshtalab, P. Liljeberg, and J. Plosila. ICCD, page 364-370. IEEE Computer Society, (2012)Adaptive reinforcement learning method for networks-on-chip.F. Farahnakian, M. Ebrahimi, M. Daneshtalab, J. Plosila, and P. Liljeberg. ICSAMOS, page 236-243. IEEE, (2012)

PUMA

Disambiguation of "Liljeberg, Pasi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Liljeberg, Pasi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects.