Author of the publication

TNPU: an efficient accelerator architecture for training convolutional neural networks.

, , , , , , , and . ASP-DAC, page 450-455. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SmartShuttle: Optimizing off-chip memory accesses for deep learning accelerators., , , , , , and . DATE, page 343-348. IEEE, (2018)A Method for Retrieving Vertical Air Velocities in Convective Clouds over the Tibetan Plateau from TIPEX-III Cloud Radar Doppler Spectra., , , , and . Remote Sensing, 9 (9): 964 (2017)SynergyFlow: An Elastic Accelerator Architecture Supporting Batch Processing of Large-Scale Deep Neural Networks., , , , , , and . ACM Trans. Design Autom. Electr. Syst., 24 (1): 8:1-8:27 (2019)CCR: A concise convolution rule for sparse neural network accelerators., , , , , , and . DATE, page 189-194. IEEE, (2018)Promoting the Harmony between Sparsity and Regularity: A Relaxed Synchronous Architecture for Convolutional Neural Networks., , , , , , and . IEEE Trans. Computers, 68 (6): 867-881 (2019)Creative Computing and Society: When Undergraduates Design a Curriculum for an Introductory Computing Course., , , and . SIGCSE, page 773-774. ACM, (2017)SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules., , , , , , and . IEEE Trans. Computers, 68 (11): 1663-1677 (2019)TNPU: an efficient accelerator architecture for training convolutional neural networks., , , , , , , and . ASP-DAC, page 450-455. ACM, (2019)