Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An Efficient Memory Partitioning Approach for Multi-Pattern Data Access via Data Reuse.

W. Li, F. Yang, H. Zhu, X. Zeng, and D. Zhou. TRETS, 12 (1): 1:1-1:22 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhuoyao Zeng University of Stuttgart

Other publications of authors with the same name

Integrated Algorithm for 3-D IC Through-Silicon Via Assignment.X. Liu, G. Yeap, J. Tao, and X. Zeng. IEEE Trans. VLSI Syst., 22 (3): 655-666 (2014)Improvement of Texture Image Retrieval Algorithm Based on Sparse Coding.Y. Yang, Y. Yang, and X. Zeng. CyberC, page 501-506. IEEE Computer Society, (2012)Recovery-based resilient latency-insensitive systems.Y. Chen, X. Zeng, and H. Zhou. DATE, page 1-6. European Design and Automation Association, (2014)Efficient bit error rate estimation for high-speed link by Bayesian model fusion.C. Fang, Q. Huang, F. Yang, X. Zeng, X. Li, and C. Gu. DATE, page 1024-1029. ACM, (2015)Behavioral Modeling of Analog Circuits by Wavelet Collocation Method.X. Li, X. Zeng, D. Zhou, and X. Ling. ICCAD, page 65-69. IEEE Computer Society, (2001)Efficient Approximation Algorithms for Chemical Mechanical Polishing Dummy Fill.C. Feng, H. Zhou, C. Yan, J. Tao, and X. Zeng. IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (3): 402-415 (2011)Binning Optimization for Transparently-Latched Circuits.M. Gong, H. Zhou, L. Li, J. Tao, and X. Zeng. IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (2): 270-283 (2011)Model Order Reduction of Parameterized Interconnect Networks via a Two-Directional Arnoldi Process.Y. Li, Z. Bai, Y. Su, and X. Zeng. IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (9): 1571-1582 (2008)Power-optimal simultaneous buffer insertion/sizing and wire sizing for two-pin nets.R. Li, D. Zhou, J. Liu, and X. Zeng. IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (12): 1915-1924 (2005)A parallel sparse linear system solver for large-scale circuit simulation based on Schur Complement.L. Qian, D. Zhou, X. Zeng, F. Yang, and S. Wang. ASICON, page 1-4. IEEE, (2013)

PUMA

Disambiguation of "Zeng, Xuan"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An Efficient Memory Partitioning Approach for Multi-Pattern Data Access via Data Reuse.

Please choose a person to relate this publication to

Zhuoyao Zeng University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Zeng, Xuan"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML An Efficient Memory Partitioning Approach for Multi-Pattern Data Access via Data Reuse.

Please choose a person to relate this publication to

Zhuoyao Zeng University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An Efficient Memory Partitioning Approach for Multi-Pattern Data Access via Data Reuse.