Author of the publication

DRESC: a retargetable compiler for coarse-grained reconfigurable architectures.

, , , , and . FPT, page 166-173. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Flexible hardware acceleration for multimedia oriented microprocessors., , , , and . MICRO, page 171-177. ACM/IEEE Computer Society, (2000)On the Comparison of HOL and Boyer-Moore for Formal Hardware Verification., , , and . Formal Methods in System Design, 2 (1): 45-72 (1993)Platform Independent Data Transfer and Storage Exploration Illustrated on Parallel Cavity Detection Algorithm., , and . PDPTA, page 1669-1675. CSREA Press, (1999)Space-time chip equalizer receivers for WCDMA forward link with time-multiplexed pilot., , , , , and . VTC Fall, page 1058-1062. IEEE, (2001)Invited Address: Future Systems-on-a-Chip: Impact on Engineering Education.. VLSI Design, page 572-577. IEEE Computer Society, (1998)Code Transformations for Reduced Data Transfer and Storage in Low Power Realisations of MPEG-4 Full-Pel Motion Estimation., , , and . ICIP (3), page 985-989. (1998)Multi-thread graph: a system model for real-time embedded software synthesis., , , , and . ED&TC, page 476-481. IEEE Computer Society, (1997)Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling., , , , and . DATE, page 10296-10301. IEEE Computer Society, (2003)Behavioral Modeling and Simulation of a Mixed Analog/Digital Automatic Gain Control Loop in a 5 GHz WLAN Receiver., , , , , and . DATE, page 10642-10649. IEEE Computer Society, (2003)On Nanoscale Integration and Gigascale Complexity in the Post.Com World.. DATE, page 12. IEEE Computer Society, (2002)