Author of the publication

On the Comparison of HOL and Boyer-Moore for Formal Hardware Verification.

, , , and . Formal Methods in System Design, 2 (1): 45-72 (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On the use of hierarchy in timing verification with statically sensitizable paths., , and . Great Lakes Symposium on VLSI, page 4-8. IEEE, (1992)Efficient false path elimination algorithms for timing verification by event graph preprocessing., , , , , and . Integration, 8 (2): 173-187 (1989)On-line signature verification by dynamic time-warping., and . ICPR, page 38-42. IEEE Computer Society, (1996)Formal Hardware Verification in HOL and in Boyer-Moore: A Comparative Analysis., , , and . TPHOLs, page 340-347. IEEE Computer Society, (1991)SPI: an open interface integrating highly interactive electronic CAD tools., , , and . EURO-DAC, page 492-495. IEEE Computer Society, (1990)A formal verification technique for embedded software., and . ICCD, page 352-357. IEEE Computer Society, (1996)An Evaluation of Different Handwriting Observation Techniques from a Signature Verification Point of View., and . BSDIA, volume 1339 of Lecture Notes in Computer Science, page 273-282. Springer, (1997)On the Comparison of HOL and Boyer-Moore for Formal Hardware Verification., , , and . Formal Methods in System Design, 2 (1): 45-72 (1993)Correctness proofs of parameterized hardware modules in the CATHEDRAL-II synthesis environment., , and . EURO-DAC, page 62-66. IEEE Computer Society, (1990)The Formal Semantics Definition of a Multi-Rate DSP Specification Language in HOL., , and . TPHOLs, volume A-20 of IFIP Transactions, page 375-394. North-Holland/Elsevier, (1992)