Author of the publication

Flexible hardware acceleration for multimedia oriented microprocessors.

, , , , and . MICRO, page 171-177. ACM/IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nachtergaele, Lode
add a person with the name Nachtergaele, Lode
 

Other publications of authors with the same name

System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach., , , , and . VLSI Signal Processing, 18 (2): 89-109 (1998)A Scalable Presentation Format for Multichannel Publishing Based on MPEG-21 Digital Items., , , , and . MRCS, volume 4105 of Lecture Notes in Computer Science, page 650-657. Springer, (2006)System-Level Energy-Delay Exploration for Multimedia Applications on Embedded Cores with Hardware Cache., , , , and . VLSI Signal Processing, 22 (1): 45-57 (1999)Multi-channel publishing of interactive multimedia presentations., , , and . Computers & Graphics, 28 (2): 193-206 (2004)Low-power data transfer and storage exploration for H.263 video decoder system., , , , and . IEEE Journal on Selected Areas in Communications, 16 (1): 120-129 (1998)Optimal memory organization for scalable texture codecs in MPEG-4., , , , and . IEEE Trans. Circuits Syst. Video Techn., 9 (2): 218-243 (1999)Low Power Memory Storage and Transfer Organization for the MPEG-4 Full Pel Motion Estimation on a Multimedia Processor., , , , and . IEEE Trans. Multimedia, 1 (2): 202-216 (1999)3D computational graceful degradation., , , and . ISCAS, page 547-550. IEEE, (2000)The Local Wavelet Transform: a memory-efficient, high-speed architecture optimized to a Region-Oriented Zero-Tree coder., , , and . Integrated Computer-Aided Engineering, 7 (2): 89-103 (2000)Power and speed-efficient code transformation of multimedia algorithms for RISC processors., , , , and . MMSP, page 317-322. IEEE, (1998)