PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Dehaene, Wim"

Author of the publication

copydeleteadd this publication to your clipboard
Circuit Design for Bias Compatibility in Novel FinFET-Based Floating-Body RAM.

, , , , , , , , , and . IEEE Trans. on Circuits and Systems, 57-II (3): 183-187 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Erik Wimmer University of Stuttgart

Dr. phil. Alexander Wimmer University of Stuttgart

Johannes Wimmer University of Stuttgart

Martin Wimpff University of Stuttgart

 

Other publications of authors with the same name

Cross-cell interference variability aware model of fully planar NAND Flash memory including line edge roughness., , , , and . Microelectronics Reliability, 51 (5): 919-924 (2011)A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion., , , and . IEEE Trans. on Circuits and Systems, 57-I (9): 2404-2412 (2010)Analysis of the QAC IR-UWB Receiver for Low Energy, Low Data-Rate Communication., and . IEEE Trans. on Circuits and Systems, 55-I (8): 2423-2432 (2008)Synthesis of Runtime Switchable Pareto Buffers Offering Full Range Fine Grained Energy/Delay Trade-Offs., , , and . Signal Processing Systems, 52 (2): 193-210 (2008)Robust digital design in organic electronics by dual-gate technology., , , , , , and . ISSCC, page 140-141. IEEE, (2010)SC1: Circuit design in advanced CMOS technologies: How to design with lower supply voltages.. ISSCC, page 1-2. IEEE, (2015)Bidirectional communication in an HF hybrid organic/solution-processed metal-oxide RFID tag., , , , , , , , , and 4 other author(s). ISSCC, page 312-314. IEEE, (2012)A method for using sub-Nyquist sampling for ultra low-power positioning systems., , and . SiPS, page 100-105. IEEE, (2013)A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context., , , , and . DATE, page 929-933. IEEE, (2009)Impact of interconnect multiple-patterning variability on SRAMs., , , , , , , , and . DATE, page 609-612. ACM, (2015)