Author of the publication

Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation.

, , , , , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 637-647. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Vernalde, Serge
add a person with the name Vernalde, Serge
 

Other publications of authors with the same name

Building a Virtual Framework for Networked Reconfigurable Hardware and Software Objects., , , , , and . The Journal of Supercomputing, 21 (2): 131-144 (2002)A SW/HW Interface API for Java/FPGA Co-Designed Applets., , , , , and . FCCM, page 269-270. IEEE Computer Society, (2001)Adding Hardware Support to the HotSpot Virtual Machine for Domain Specific Applications., , , , , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 1135-1138. Springer, (2002)Interconnect architectures for modulo-scheduled coarse-grained reconfigurable arrays., , , and . FPT, page 33-40. IEEE, (2004)A Technique for Combined Virtual Prototyping and Hardware Design., , , , , and . International Workshop on Rapid System Prototyping, page 156-161. IEEE Computer Society, (1998)A Hardware Virtual Machine for the Networked Reconfiguration., , , , , , and . IEEE International Workshop on Rapid System Prototyping, page 194-199. IEEE Computer Society, (2000)Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study., , , and . DATE, page 1224-1229. IEEE Computer Society, (2004)Virtual Java/FPGA interface for networked reconfiguration., , , , , , and . ASP-DAC, page 558-563. ACM, (2001)Run-time support for heterogeneous multitasking on reconfigurable SoCs., , , , , , , , , and . Integration, 38 (1): 107-130 (2004)Low Power Digital Frequency Conversion Architectures., , , and . VLSI Signal Processing, 18 (2): 187-197 (1998)