Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Patrick Kopper University of Stuttgart

GALÆXI Scaling, , , , , , , , and . Dataset, (2024)Related to: Kempf, Daniel et al. “GALÆXI: Solving complex compressible flows with high-order discontinuous Galerkin methods on accelerator-based systems.” (2024). arXiv: 2404.12703.
GALÆXI Scaling, , , , , , , , and . Dataset, (2024)Related to: Kempf, Daniel et al. “GALÆXI: Solving complex compressible flows with high-order discontinuous Galerkin methods on accelerator-based systems.” (2024). arXiv: 2404.12703.GALÆXI Validation: Taylor-Green Vortex, , , , , , , , and . Dataset, (2024)Related to: Kempf, Daniel et al. “GALÆXI: Solving complex compressible flows with high-order discontinuous Galerkin methods on accelerator-based systems.” (2024). arXiv: 2404.12703.GALÆXI Verification: Convergence Tests, , , , , , , , and . Dataset, (2024)Related to: Kempf, Daniel et al. “GALÆXI: Solving complex compressible flows with high-order discontinuous Galerkin methods on accelerator-based systems.” (2024). arXiv: 2404.12703.
 

Other publications of authors with the same name

The Impact of Aging on a Physical Unclonable Function., and . IEEE Trans. VLSI Syst., 22 (9): 1854-1864 (2014)Hardware/software co-design of physical unclonable function based authentications on FPGAs., and . Microprocessors and Microsystems - Embedded Hardware Design, 39 (7): 589-597 (2015)Low Power Digital Frequency Conversion Architectures., , , and . VLSI Signal Processing, 18 (2): 187-197 (1998)Differential Fault Intensity Analysis., , , and . FDTC, page 49-58. IEEE Computer Society, (2014)Efficient and side-channel-secure block cipher implementation with custom instructions on FPGA., , and . FPL, page 20-25. IEEE, (2012)A flexible design flow for software IP binding in commodity FPGA., , and . SIES, page 211-218. IEEE, (2009)A Technique for Combined Virtual Prototyping and Hardware Design., , , , , and . International Workshop on Rapid System Prototyping, page 156-161. IEEE Computer Society, (1998)A Hardware Virtual Machine for the Networked Reconfiguration., , , , , , and . IEEE International Workshop on Rapid System Prototyping, page 194-199. IEEE Computer Society, (2000)A Simulator for Flexible Sensor Nodes in Wireless Networks., , , and . MSN, page 373-375. IEEE Computer Society, (2011)A software-hardware emulator for sensor networks., , , , , and . SECON, page 440-448. IEEE, (2011)