Author of the publication

Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance.

, , , , , , and . IEEE Trans. VLSI Syst., 18 (11): 1621-1624 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks., , , , , and . FPGA, page 161-170. ACM, (2015)Influence of Stacked 3D Memory/Cache Architectures on GPUs., , , , and . 3D Integration for NoC-based SoC Architectures, Springer, (2011)Improving Memory Access Performance of In-Memory Key-Value Store Using Data Prefetching Techniques., , , and . APPT, volume 9231 of Lecture Notes in Computer Science, page 1-17. Springer, (2015)Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design., , , , , and . ASAP, page 157-164. IEEE, (2019)A Probabilistic Data Replacement Strategy for Flash-Based Hybrid Storage System., , , and . APWeb, volume 7808 of Lecture Notes in Computer Science, page 360-371. Springer, (2013)BAYHENN: Combining Bayesian Deep Learning and Homomorphic Encryption for Secure DNN Inference., , and . IJCAI, page 4831-4837. ijcai.org, (2019)Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns., and . DAC, page 3:1-3:6. ACM, (2017)Cost-driven 3D integration with interconnect layers., , , , , , and . DAC, page 150-155. ACM, (2010)An energy efficient backup scheme with low inrush current for nonvolatile SRAM in energy harvesting sensor nodes., , , , , , , , , and . DATE, page 7-12. ACM, (2015)3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs., , , and . DATE, page 1185-1190. IEEE, (2012)