Author of the publication

Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design.

, , , , , and . ASAP, page 157-164. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Luo, Guojie
add a person with the name Luo, Guojie
 

Other publications of authors with the same name

Floorplanning challenges in early chip planning., , , , , , and . SoCC, page 388-393. IEEE, (2011)FPGA-Based Real-Time Super-Resolution System for Ultra High Definition Videos., , , , and . FCCM, page 181-188. IEEE Computer Society, (2018)Scaling Up Physical Design: Challenges and Opportunities., , , and . ISPD, page 131-137. ACM, (2016)Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design., , , , , and . ASAP, page 157-164. IEEE, (2019)VeTrack: Real Time Vehicle Tracking in Uninstrumented Indoor Environments., , , , , and . SenSys, page 99-112. ACM, (2015)An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (4): 510-523 (2013)Multi-Story Indoor Floor Plan Reconstruction via Mobile Crowdsensing., , , , , , , , and . IEEE Trans. Mob. Comput., 15 (6): 1427-1442 (2016)A unified optimization framework for simultaneous gate sizing and placement under density constraints., , and . ISCAS, page 1207-1210. IEEE, (2011)A Parallel Bandit-Based Approach for Autotuning FPGA Compilation., , , , , and . FPGA, page 157-166. ACM, (2017)Mapping Large-Scale DNNs on Asymmetric FPGAs: (Abstract Only)., , , , and . FPGA, page 291. ACM, (2018)