Author of the publication

On-Chip Delay Measurement Based Response Analysis for Timing Characterization.

, , , , , and . J. Electronic Testing, 26 (6): 599-619 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

System accuracy estimation of SRAM-based device authentication., , and . ASP-DAC, page 37-42. IEEE, (2011)An Area Efficient On-chip Static IR Drop Detector/Evaluator., , and . ISCAS, page 2009-2012. IEEE, (2009)Real-time checking of linear control systems using analog checksums., , , and . IOLTS, page 122-127. IEEE, (2013)A low latency and low power dynamic Carry Save Adder., , , , , , , and . ISCAS (2), page 477-480. IEEE, (2004)A novel algorithm for sparse FFT pruning and its applications to OFDMA technology., , and . IPCCC, page 1-7. IEEE Computer Society, (2014)Test data compression and test time reduction using an embedded microprocessor., and . IEEE Trans. VLSI Syst., 11 (5): 853-862 (2003)Test compaction for sequential circuits., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 11 (2): 260-267 (1992)Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 15 (10): 1278-1285 (1996)Dependable Embedded Systems Special Day Panel: Issues and Challenges in Dependable Embedded Systems., , , , , and . DATE, page 1394-1395. ACM, (2008)Efficient soft error vulnerability estimation of complex designs., , , and . DATE, page 103-108. ACM, (2015)