PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kawaguchi, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
A negative-resistance sense amplifier for low-voltage operating STT-MRAM.

, , , , , , , and . ASP-DAC, page 8-9. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kawaguchi, Hiroshi
add a person with the name Kawaguchi, Hiroshi
 

Other publications of authors with the same name

A power-variation model for sensor node and the impact against life time of wireless sensor networks., , , , , , and . IEICE Electronic Express, 7 (3): 197-202 (2010)A Sub 100 mW H.264 MP@L4.1 Integer-Pel Motion Estimation Processor Core for MBAFF Encoding with Reconfigurable Ring-Connected Systolic Array and Segmentation-Free, Rectangle-Access Search-Window Buffer., , , , , , , , and . IEICE Transactions, 91-C (4): 465-478 (2008)Counter-Based Broadcasting with Hop Count Aware Random Assessment Delay Extension for Wireless Sensor Networks., , , , , and . IEICE Transactions, 91-B (11): 3489-3498 (2008)A Self-Alignment Row-by-Row Variable-VDD Scheme Reducing 90% of Active-Leakage Power in SRAM's., , and . IEICE Transactions, 90-C (4): 743-748 (2007)Data Transmission Scheduling Based on RTS/CTS Exchange for Periodic Data Gathering Sensor Networks., , , , and . IEICE Transactions, 90-B (12): 3410-3418 (2007)Parallelized viterbi processor for 5, 000-word large-vocabulary real-time continuous speech recognition FPGA system., , , , and . INTERSPEECH, page 1483-1486. ISCA, (2009)Architectural Study of HOG Feature Extraction Processor for Real-Time Object Detection., , , , , and . SiPS, page 197-202. IEEE, (2012)A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction., , , , , , and . ISQED, page 489-492. IEEE, (2012)Quality of a Bit (QoB): A New Concept in Dependable SRAM., , , , , , and . ISQED, page 98-102. IEEE Computer Society, (2008)7T SRAM enabling low-energy simultaneous block copy., , , , , and . CICC, page 1-4. IEEE, (2010)