PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ashar, Pranav"

Author of the publication

copydeleteadd this publication to your clipboard
Panel: Assertion-Based Verification -What's the Big Deal?

, , , , , , and . HLDVT, page 183. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ashar, Pranav
add a person with the name Ashar, Pranav
 

Other publications of authors with the same name

Accelerating Boolean Satisfiability with Configurable Hardware., , , and . FCCM, page 186-195. IEEE Computer Society, (1998)An Edge-Endpoint-Based Configurable Hardware Architecture for VLSI CAD Layout Design Rule Checking., , and . FCCM, page 158-167. IEEE Computer Society, (1999)Clock domain verification challenges and scalable solutions.. HLDVT, page 66. IEEE Computer Society, (2010)Verification of Scheduling in the Presence of Loops Using Uninterpreted Symbolic Simulation., , , and . ICCD, page 458-466. IEEE Computer Society, (1999)Abstraction and BDDs Complement SAT-Based BMC in DiVer., , , , and . CAV, volume 2725 of Lecture Notes in Computer Science, page 206-209. Springer, (2003)DiVer: SAT-Based Model Checking Platform for Verifying Large Scale Systems., , and . TACAS, volume 3440 of Lecture Notes in Computer Science, page 575-580. Springer, (2005)Closing the Verification Gap with Static Sign-off., and . ISQED, page 343-347. IEEE, (2019)Functional timing analysis using ATPG., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 14 (8): 1025-1030 (1995)Exploiting multicycle false paths in the performance optimization of sequential logic circuits., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 14 (9): 1067-1075 (1995)Using configurable computing to accelerate Boolean satisfiability., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 18 (6): 861-868 (1999)