Author of the publication

Efficient Methodologies for 3-D TCAD Modeling of Emerging Devices and Circuits.

, , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (1): 47-58 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automatic Test Generation for Combinational Threshold Logic Networks., , and . IEEE Trans. VLSI Syst., 16 (8): 1035-1045 (2008)Variable-Pipeline-Stage Router., and . IEEE Trans. VLSI Syst., 21 (9): 1669-1682 (2013)FinPrin: FinFET Logic Circuit Analysis and Optimization Under PVT Variations., and . IEEE Trans. VLSI Syst., 22 (12): 2462-2475 (2014)FTQLS: Fault-Tolerant Quantum Logic Synthesis., , and . IEEE Trans. VLSI Syst., 22 (6): 1350-1363 (2014)Editorial.. IEEE Trans. VLSI Syst., 15 (3): 249-261 (2007)Optimal Design of Checks for Error Detection and Location in Fault-Tolerant Multiprocessor Systems., and . IEEE Trans. Computers, 42 (7): 780-793 (1993)Task Graph Extraction for Embedded System Synthesis., and . VLSI Design, page 480-. IEEE Computer Society, (2003)High-level Synthesis of Multi-process Behavioral Descriptions., , , and . VLSI Design, page 467-473. IEEE Computer Society, (2003)Synthesis of Algorithm-Based Fault-Tolerant Systems from Dependence Graphs., and . IEEE Trans. Parallel Distrib. Syst., 4 (8): 864-874 (1993)Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip., and . IJES, 1 (1/2): 2-13 (2005)