PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Du, Xuan-Quang"

Author of the publication

copydeleteadd this publication to your clipboard
A Time-Interleaved Digital-to-Analog Converter up to 118 GS/s With Integrated Analog Multiplexer in 28-nm FD-SOI CMOS Technology

, , , , , and . IEEE Journal of Solid State Circuits, 59 (3): 908-922 (2024)
DOI: 10.1109/JSSC.2023.3310381

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Qian Du University of Stuttgart

Christian Dürnhofer University of Stuttgart

Andrian Dudonu University of Stuttgart

Tobias Dürr University of Stuttgart

Margun Dürr University of Stuttgart

 

Other publications of authors with the same name

Single Sideband Transmission Employing a 1-to-4 ADC Frontend and Parallel Digitization, invited paper, , , , , , , and . Journal of Lightwave Technology, 38 (12): 3125--3134 (2020)A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS, , , , , , , and . IEEE Radio Frequency Integrated Circuits Symposium (RFIC), page 215--218. Boston, MA, USA, (2019)Design of a High-Speed Limiting Amplifier in a 0.13 mm SiGe BiCMOS Technology, , , and . Kleinheubacher Tagung, U.R.S.I. Landesausschuss in der Bundesrepublik Deutschland e.V, page KH2016-D-04. Miltenberg, Germany, (2016)16x200 Gbps Virtual Carrier Assisted DD Transmission over 80km with only 14 GHz of Digitizer Bandwidth, , , , , , , and . European Conference and Exhibition on Optical Communication (ECOC), Dublin, Ireland, (2019)High-speed IM/DD transmission with analog (de-)multiplexers, , , , , , , , , and 3 other author(s). 2021 European Conference on Optical Communication (ECOC), Piscataway, IEEE, (2021)Multi-Phase Clock Path Circuit up to 57 GHz Including 5 bit Programmable Phase Interpolators for Time-Interleaved Broadband Data Converters in a 28 nm FD-SOI CMOS Technology, , , , and . 2021 16th European Microwave Integrated Circuits Conference (EuMIC), page 177-180. IEEE, (2022)Analysis and Design of a Linear Digital Programmable Gain Amplifier in a 0.13 µm SiGe BiCMOS technology, , , , and . Frequenz, 71 (3/4): 143-150 (2017)A SiGe HBT BiCMOS 1-to-4 ADC frontend enabling low bandwidth digitization of 100 GBaud PAM4 data, , , , , and . Journal of Lightwave Technology, 38 (1): 150--158 (2020)Design of a High-Speed Limiting Amplifier in a 0.13 µm SiGe BiCMOS Technology, , , and . Advances in Radio Science, (2017)A 6 GS/s 9.5 bit pipelined folding-interpolating ADC with 7.3 ENOB and 52.7 dBc SFDR in the 2nd Nyquist band in 0.25 µm SiGe-BiCMOS, , , , , , , , , and . IEEE Radio Frequency Integrated Circuits Symposium (RFIC), page pp. 15--18. San Francisco, CA, USA, (2016)