Author of the publication

A new approach to the modeling of oxide breakdown on CMOS circuits.

, , , and . Microelectronics Reliability, 44 (9-11): 1519-1522 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Aymerich, Xavier
add a person with the name Aymerich, Xavier
 

Other publications of authors with the same name

Worn-out oxide MOSFET characteristics: Role of gate current and device parameters on a current mirror., , , , and . Microelectronics Reliability, 47 (4-5): 665-668 (2007)Influence of oxide breakdown position and device aspect ratio on MOSFET's output characteristics., , , and . Microelectronics Reliability, 45 (5-6): 861-864 (2005)UHV CAFM characterization of high-k dielectrics: Effect of the technique resolution on the pre- and post-breakdown electrical measurements., , , , , and . Microelectronics Reliability, 50 (9-11): 1312-1315 (2010)Resistive switching like-behavior in MOSFETs with ultra-thin HfSiON dielectric gate stack: pMOS and nMOS comparison and reliability implications., , , , and . Microelectronics Reliability, 53 (9-11): 1247-1251 (2013)Influence of the interface trap location on the performance and variability of ultra-scaled MOSFETs., , , , , and . Microelectronics Reliability, 53 (9-11): 1243-1246 (2013)A new approach to the modeling of oxide breakdown on CMOS circuits., , , and . Microelectronics Reliability, 44 (9-11): 1519-1522 (2004)FinFET and MOSFET preliminary comparison of gate oxide reliability., , , , , and . Microelectronics Reliability, 46 (9-11): 1608-1611 (2006)The measurement of the tip current noise as a method to characterize the exposed area of coated ESTM tips., , , and . IEEE Trans. Instrumentation and Measurement, 52 (3): 859-864 (2003)Reversible dielectric breakdown in ultrathin Hf based high-k stacks under current-limited stresses., , , , and . Microelectronics Reliability, 49 (9-11): 1024-1028 (2009)Trapped charge and stress induced leakage current (SILC) in tunnel SiO2 layers of de-processed MOS non-volatile memory devices observed at the nanoscale., , , , , and . Microelectronics Reliability, 49 (9-11): 1188-1191 (2009)