PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wilton, Steven J. E."

Author of the publication

copydeleteadd this publication to your clipboard
Incremental Trace-Buffer Insertion for FPGA Debug.

, and . IEEE Trans. VLSI Syst., 22 (4): 850-863 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Steven Minden University of Stuttgart

E. Garrelts

Steven Presser University of Stuttgart

E. Zafeiriou

J. K\"astner

 

Other publications of authors with the same name

An embedded flexible content-addressable memory core for inclusion in a Field-Programmable Gate Array., , and . ISCAS (2), page 885-888. IEEE, (2004)Architectural Support for Block Transfers in a Shared-Memory Multiprocessor., and . SPDP, page 51-55. IEEE Computer Society, (1993)An FPGA architecture supporting dynamically controlled power gating., and . FPT, page 1-8. IEEE, (2010)Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design., , , and . FPT, page 54-61. IEEE Computer Society, (2009)Placement and routing for FPGA architectures supporting wide shallow memories., and . FPT, page 154-161. IEEE, (2003)Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow., , and . ICCD, page 267-274. IEEE Computer Society, (2005)Removal-Cost Method: An efficient voltage selection algorithm for multi-core platforms under PVT., , , and . SoCC, page 357-360. IEEE, (2009)Register File Architecture Optimization in a Coarse-Grained Reconfigurable Architecture., and . FCCM, page 35-44. IEEE Computer Society, (2005)High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs., , , , and . FPL, page 1-4. IEEE, (2014)Effective FPGA debug for high-level synthesis generated circuits., and . FPL, page 1-8. IEEE, (2014)