PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Thanailakis, Antonios"

Author of the publication

copydeleteadd this publication to your clipboard
Improving the Memory Bandwidth Utilization Using Loop Transformations.

, , , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 117-126. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Thanailakis, Antonios
add a person with the name Thanailakis, Antonios
 

Other publications of authors with the same name

Efficient Power Management Strategy of FPGAs Using a Novel Placement Technique., , and . VLSI-SoC, page 204-209. IEEE, (2006)A Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck., , , , , and . DATE, page 946-947. IEEE Computer Society, (2005)Behavioral-Level Performance and Power Exploration of Data-Intensive Applications Mapped on Programmable Processors., , , , , , and . VLSI Signal Processing, 44 (1-2): 153-171 (2006)Dynamic data type refinement methodology for systematic performance-energy design exploration of network applications., , , , , , and . DATE, page 740-745. European Design and Automation Association, Leuven, Belgium, (2006)Design and simulation of a nanoelectronic single-electron universal Control-Control-Not gate., , and . Microelectronics Journal, 35 (5): 471-478 (2004)Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications., , , , , and . SAMOS, volume 3133 of Lecture Notes in Computer Science, page 540-549. Springer, (2004)Power, performance and area exploration of block matching algorithms mapped on programmable processors., , , , , , , and . ICIP (3), page 728-731. (2001)2-Dimensional minimum cost path planning using a cellular automaton architecture., , and . Integration, 16 (2): 179-194 (1993)A Novel FPGA Architecture and an Integrated Framework of CAD Tools for Implementing Applications., , , , , , , , , and 1 other author(s). IEICE Transactions, 88-D (7): 1369-1380 (2005)A Modified Spiral Search Algorithm and its Embedded Hardware Implementation., , , and . IEC (Prague), page 375-378. Enformatika, Çanakkale, Turkey, (2005)