Author of the publication

Perspectives of Racetrack Memory for Large-Capacity On-Chip Memory: From Device to System.

, , , , , , , , and . IEEE Trans. on Circuits and Systems, 63-I (5): 629-638 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

One-step majority-logic-decodable codes enable STT-MRAM for high speed working memories., , , , , and . NVMSA, page 1-6. IEEE, (2014)Robust neural logic block (NLB) based on memristor crossbar array., , , and . NANOARCH, page 137-143. IEEE Computer Society, (2011)High Density Asynchronous LUT Based on Non-volatile MRAM Technology., , , , and . FPL, page 374-379. IEEE Computer Society, (2010)Exploiting the short-term to long-term plasticity transition in memristive nanodevice learning architectures., , , , , and . IJCNN, page 947-954. IEEE, (2016)A novel circuit design of true random number generator using magnetic tunnel junction., , , , , and . NANOARCH, page 123-128. ACM, (2016)An overview of spin-based integrated circuits., , , , , , , , and . ASP-DAC, page 676-683. IEEE, (2014)Spintronics: Emerging Ultra-Low-Power Circuits and Systems beyond MOS Technology., , , , , , , , and . JETC, 12 (2): 16:1-16:42 (2015)Cross-point architecture for spin transfer torque magnetic random access memory, , , , , and . CoRR, (2012)Failure and reliability analysis of STT-MRAM., , , , , , and . Microelectronics Reliability, 52 (9-10): 1848-1852 (2012)Design considerations and strategies for high-reliable STT-MRAM., , , , , and . Microelectronics Reliability, 51 (9-11): 1454-1458 (2011)