PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Teich, Jürgen"

Author of the publication

copydeleteadd this publication to your clipboard
Invasive Computing for Predictability of Multiple Non-functional Properties: A Cyber-Physical System Case Study.

, , , , , and . ASAP, page 1-9. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Apl. Prof. Dr. Jürgen Pleiss University of Stuttgart

Univ. -Prof. Dr. Jürgen Pafel University of Stuttgart

Dr. rer. nat. Jürgen Steinwandel University of Stuttgart

Hon. -Prof. Dr. Jürgen Hammer University of Stuttgart

Hon. -Prof. Dr. Jürgen Blum University of Stuttgart

 

Other publications of authors with the same name

Efficient Evaluation of Power/Area/Latency Design Trade-Offs for Coarse-Grained Reconfigurable Processor Arrays., , and . J. Low Power Electronics, 7 (1): 29-40 (2011)Symbolic Quasi-Static Scheduling of Actor-Oriented SystemC Models., , and . FDL, page 1-6. IEEE, (2008)A feasibility-preserving local search operator for constrained discrete optimization problems., , , and . IEEE Congress on Evolutionary Computation, page 1968-1975. IEEE, (2008)Parametric yield optimization using leakage-yield-driven floorplanning., , and . PATMOS, page 1-6. IEEE, (2014)A Dynamically Reconfigurable Weakly Programmable Processor Array Architecture Template., , , and . ReCoSoC, page 31-37. Univ. Montpellier II, (2006)Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators., , and . FCCM, page 279-282. IEEE Computer Society, (2009)An Architecture Description Language for Massively Parallel Processor Architectures., , , , , and . MBMV, page 11-20. Fraunhofer Institut für Integrierte Schaltungen, (2006)Model-Based Representation of Schedules for Dataflow Graphs., , , and . MBMV, page 105-115. Institut für Angewandte Mikroelektronik und Datentechnik, Fakultät für Informatik und Elektrotechnik, Universität Rostock, (2013)Improved Time Domain Simulation of Optical Multimode Intrasystem Interconnects., , , , and . DATE, page 11110-11111. IEEE Computer Society, (2003)Symbolic inner loop parallelisation for massively parallel processor arrays., , , and . MEMOCODE, page 219-228. IEEE, (2014)