Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Ultra low power NEMFET based logic.

M. Enachescu, M. Lefter, A. Bazigos, A. Ionescu, and S. Cotofana. ISCAS, page 566-569. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Melina Danieli University of Stuttgart

Anne-Sophie Dantoing-Hinze University of Stuttgart

Andreas Daniel University of Stuttgart

Dr. Dan Corjescu University of Stuttgart

Dr. Dan Teodorovici University of Stuttgart

Other publications of authors with the same name

Ultra low power NEMFET based logic.M. Enachescu, M. Lefter, A. Bazigos, A. Ionescu, and S. Cotofana. ISCAS, page 566-569. IEEE, (2013)Context aware slope based transistor-level aging model.N. Laurenciu, and S. Cotofana. Microelectronics Reliability, 52 (9-10): 1792-1796 (2012)Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.C. Chen, M. Enachescu, and S. Cotofana. DATE, page 507-512. ACM, (2015)Compositional, efficient caches for a chip multi-processor.A. Molnos, M. Heijligers, S. Cotofana, and J. van Eijndhoven. DATE, page 345-350. European Design and Automation Association, Leuven, Belgium, (2006)Throughput optimization via cache partitioning for embedded multiprocessors.A. Molnos, S. Cotofana, M. Heijligers, and J. van Eijndhoven. ICSAMOS, page 185-192. IEEE, (2006)Bitstream compression techniques for Virtex 4 FPGAs.R. Stefan, and S. Cotofana. FPL, page 323-328. IEEE, (2008)Analog-to-digital converter based on single-electron tunneling transistors.C. Hu, S. Cotofana, J. Jiang, and Q. Cai. IEEE Trans. VLSI Syst., 12 (11): 1209-1213 (2004)Static Cache Partitioning Robustness Analysis for Embedded On-Chip Multi-processors.A. Molnos, S. Cotofana, M. Heijligers, and J. van Eijndhoven. Trans. HiPEAC, (2007)Compositional, dynamic cache management for embedded chip multiprocessors.A. Molnos, M. Heijligers, and S. Cotofana. DATE, page 991-996. ACM, (2008)A unified addition structure for moduli set 2n-1, 2n, 2n+1 based on a novel RNS representation.S. Timarchi, M. Fazlali, and S. Cotofana. ICCD, page 247-252. IEEE Computer Society, (2010)

PUMA

Disambiguation of "Cotofana, Sorin Dan"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Ultra low power NEMFET based logic.

Please choose a person to relate this publication to

Melina Danieli University of Stuttgart

Anne-Sophie Dantoing-Hinze University of Stuttgart

Andreas Daniel University of Stuttgart

Dr. Dan Corjescu University of Stuttgart

Dr. Dan Teodorovici University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Cotofana, Sorin Dan"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Ultra low power NEMFET based logic.

Please choose a person to relate this publication to

Melina Danieli University of Stuttgart

Anne-Sophie Dantoing-Hinze University of Stuttgart

Andreas Daniel University of Stuttgart

Dr. Dan Corjescu University of Stuttgart

Dr. Dan Teodorovici University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Ultra low power NEMFET based logic.