Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Compositional, efficient caches for a chip multi-processor.

A. Molnos, M. Heijligers, S. Cotofana, and J. van Eijndhoven. DATE, page 345-350. European Design and Automation Association, Leuven, Belgium, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dominic Marcello

Dipl.-Ing. Marc Riedlinger

Jonathan Kießling University of Stuttgart

Marc Seidel University of Stuttgart

On $\ell2$-performance of weakly-hard real-time control systemsM. Seidel, S. Lang, and F. Allgöwer. accepted for publication in European Journal of Control, (2024)

J. K\"astner

Other publications of authors with the same name

Xetal-II: A 107 GOPS, 600 mW Massively Parallel Processor for Video Scene Analysis.A. Abbo, R. Kleihorst, V. Choudhary, L. Sevat, P. Wielage, S. Mouy, B. Vermeulen, and M. Heijligers. J. Solid-State Circuits, 43 (1): 192-201 (2008)A code-motion pruning technique for global scheduling.L. dos Santos, M. Heijligers, C. van Eijk, J. Eijnhoven, and J. Jess. ACM Trans. Design Autom. Electr. Syst., 5 (1): 1-38 (2000)High-level synthesis scheduling and allocation using genetic algorithms.M. Heijligers, L. Cluitmans, and J. Jess. ASP-DAC, ACM, (1995)An Embedded Low Power High Efficient Object Tracker for Surveillance Systems.I. Diaz, M. Heijligers, R. Kleihorst, and A. Danilin. ICDSC, page 372-378. IEEE, (2007)Compositional Memory Systems for Multimedia Communicating TasksA. Molnos, M. Heijligers, S. Cotofana, and J. van Eijndhoven. CoRR, (2007)Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors.A. Molnos, S. Cotofana, M. Heijligers, and J. van Eijndhoven. Signal Processing Systems, 57 (2): 155-172 (2009)A Scalable Architecture for LDPC Decodin.M. Cocco, J. Dielissen, M. Heijligers, A. Hekstra, and J. Huisken. DATE, page 88-95. IEEE Computer Society, (2004)Static cache partitioning robustness analysis for embedded on-chip multi-processors.A. Molnos, S. Cotofana, M. Heijligers, and J. van Eijndhoven. Conf. Computing Frontiers, page 353-360. ACM, (2006)Compositional Memory Systems for Multimedia Communicating Tasks.A. Molnos, M. Heijligers, S. Cotofana, and J. van Eijndhoven. DATE, page 932-937. IEEE Computer Society, (2005)Compositional Memory Systems for Data Intensive Applications.A. Molnos, M. Heijligers, S. Cotofana, and J. van Eijndhoven. DATE, page 728-729. IEEE Computer Society, (2004)