Author of the publication

Compact Ferroelectric Programmable Majority Gate for Compute-in-Memory Applications

, , , , , , , , , and . 2022 International Electron Devices Meeting (IEDM), IEEE, (2022)
DOI: 10.1109/IEDM45625.2022.10019400

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Narayanan, Vijaykrishnan
add a person with the name Narayanan, Vijaykrishnan
 

Other publications of authors with the same name

An integer linear programming-based tool for wireless sensor networks., , , and . J. Parallel Distrib. Comput., 65 (3): 247-260 (2005)Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues., , , and . IEEE Trans. VLSI Syst., 16 (7): 882-893 (2008)Design of Thermally Robust Clock Trees Using Dynamically Adaptive Clock Buffers., , , , , , and . IEEE Trans. on Circuits and Systems, 56-I (2): 374-383 (2009)Java Runtime Systems: Characterization and Architectural Implications., , , , , and . IEEE Trans. Computers, 50 (2): 131-146 (2001)A compiler-based approach for dynamically managing scratch-pad memories in embedded systems., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 23 (2): 243-260 (2004)Using Memory Compression for Energy Reduction in an Embedded Java System., , , , and . Journal of Circuits, Systems, and Computers, 11 (5): 537-556 (2002)Power and Performance Analysis of Motion Estimation Based on Hardware and Software Realizations., , and . IEEE Trans. Computers, 54 (6): 714-726 (2005)Reliability-Aware SOC Voltage Islands Partition and Floorplan., , , and . ISVLSI, page 343-348. IEEE Computer Society, (2006)Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach., , , , and . DATE, page 64-69. IEEE Computer Society, (2005)On the Effects of Process Variation in Network-on-Chip Architectures., , , , , , and . IEEE Trans. Dependable Sec. Comput., 7 (3): 240-254 (2010)