Author of the publication

Reliability-Aware SOC Voltage Islands Partition and Floorplan.

, , , and . ISVLSI, page 343-348. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ProactiveDRAM: A DRAM-initiated retention management scheme., , and . ICCD, page 22-27. IEEE Computer Society, (2014)Design Space Exploration for 3-D Cache., , , , and . IEEE Trans. VLSI Syst., 16 (4): 444-455 (2008)Exploration of Electrical and Novel Optical Chip-to-Chip Interconnects., , , , , , and . IEEE Design & Test, 31 (5): 28-35 (2014)Analysis and mitigation of lateral thermal blockage effect of through-silicon-via in 3D IC designs., , , , and . ISLPED, page 397-402. IEEE/ACM, (2011)Power optimization for FinFET-based circuits using genetic algorithms., and . SoCC, page 211-214. IEEE, (2008)Designing vertical bandwidth reconfigurable 3D NoCs for many core systems., , , , and . 3DIC, page 1-7. IEEE, (2014)Self-powered wearable sensor node: Challenges and opportunities., , , , , and . CASES, page 189. IEEE, (2015)Modeling Soft Errors at the Device and Logic Levels for Combinational Circuits., , , , , , , and . IEEE Trans. Dependable Sec. Comput., 6 (3): 202-216 (2009)Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs., , , , , and . Integration, 46 (1): 1-9 (2013)Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design., and . VLSI Signal Processing, 45 (3): 177-189 (2006)