Author of the publication

Controlling a complete hardware synthesis toolchain with LARA aspects.

, , , , , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 37 (8-C): 1073-1089 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automated framework for FPGA-based parallel genetic algorithms., , , and . FPL, page 1-7. IEEE, (2014)A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing., , , , and . NOCS, page 173-182. IEEE Computer Society, (2007)Retargeting a Hardware Compiler Using Protokol Converters., , and . Formal Asp. Comput., 8 (2): 209-237 (1996)Provably-correct hardware compilation tools based on pass separation techniques., and . Formal Asp. Comput., 18 (2): 120-142 (2006)Compiling Policy Descriptions into Reconfigurable Firewall Processors., , , , , and . FCCM, page 39-. IEEE Computer Society, (2003)Accelerating Quadrature Methods for Option Valuation., , and . FCCM, page 29-36. IEEE Computer Society, (2009)Accelerating Radiosity Calculations Using Reconfigurable Platforms., and . FCCM, page 279-281. IEEE Computer Society, (2002)Reconfigurable Shape-Adaptive Template Matching Architectures., , and . FCCM, page 98-. IEEE Computer Society, (2002)Tabu Search with Intensification Strategy for Functional Partitioning in Hardware-Software Codesign., , and . FCCM, page 297-298. IEEE Computer Society, (2002)Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA., , and . FCCM, page 175-184. IEEE Computer Society, (2006)